ABSTRACT US1 technology has the potential to substantially improve avionics system reliability and enable the development of airborne-compatible supercomputers for real-time machine intelligence and new forms of sensor integration. Companion technologies in the areas of advanced packaging, cooling and photonics will need to be integrated with WSI in order to achieve these goals. supercomputers for extremely high throughput applications. A description of these applications and associated processing requirements is also presented.
INTRODUCTION
This paper addresses the issue of the potential impact of WSI technology on future military avionics. In making this determination, It is imperative that fundamental issues regarding future avionics challenges, drivers and constraints that could be affected by WSI be identified. We need to then weigh the pros and cons of preliminary WSI designs for projected applications to see whether US1 technology, on balance, can provide significant improvements.
Is WSI fundamentally a superior and different technology for avionics, worthy of a focused effort Involving significant investments in new materials and process development, packaging and cooling? Or, is WSI just another type of microcircuit design that is part of a continuum of improvements that have occurred in digital technology since the 1950s? Hopefully this paper will allow the reader to formulate a more informed opinion on this issue.
MILITARY AVIONICS PROBLEMS AND OPPORTUNITIES
There are several fundamental problems facing military avionics today that could be impacted by WSI technology, These problems are briefly described below:
Lack of Aircrew Situation Awareness
One of the basic functions of avionics is to provide internal and external situation awareness to the aircrew. Situation awareness, or simply "SA" is considered by many crew members as the single most important attribute they can possess. about threats, targets, friends and his own system that affect him in a time or space over which some control needs to be exerted.
Intemationul Conference on Wafer Scale Integration
However, aircrews are becoming inundated by an array of alphanumeric and sensor data that is causing them to "drown in data and starve for information". continued addition of avionics to enable improvements in SA is resulting in the reduction of SA, leading ultimately to a point of "diminishing returns" where the crew is unable to fully exploit the capability of the avionics and weapons to negate threats and targets. No single solution will provide SA. Instead, an integrated set of technologies must be used including larger full color displays, improved pictorial graphics and expert systems (AI) to reduce/distill data into information for presentation, provide "expert-reasoned" options in time-stressful situations and automation assistance to identify threats and targets. In addition, improved automation in vehicle control and weapon deployment is needed. All these technologies are under development at the Avionics Laboratory at WrightPatterson. Machine intelligence however provides the greatest challenges and opportunities for both software and hardware. This area represents a particular opportunity for the employment of WSI technology.
Machine intelligence must be accomplished in real-time for military avionics (here, real-time means "fast enough" so that the crew does not have a noticeable wait for the result). For example, "simple" expert systems (e.g. display manager) will likely require a few hundreds of million operations per second (MOPS) for real-time operation. Automatic Target Recognizers (ATR) will need to operate at 5-10 billion operations per second (BOPS). Advanced signal processing to support Low Probability of Intercept (LPI) operation requires similar processing speeds. applications requiring a 100 MOPS to a "few BOPS" of currently being investigated under an Avionics Laboratory contract with Westinghouse Electric Corporation, Baltimore, Maryland. This effort will determine speed, memory, 1/0 and algorithm requirements and will provide preliminary processor designs. Figure 1 shows examples of some of these applications with initial estimates of the required speeds.
Flyable, supercomputer-like processing speeds will be needed to execute the machine intelligence processes in real-time. Expected evolutionary improvements in chip level or multi-chip packaging will likely prove inadequate from the perspectives of weight, volume, electrical power and cooling requirements. Further, projected processors speed improvements that are expected because of feature size reduction (e.g. 0.5 micron) with a concommitant increase in clock speed (100 MHz limit) fall far short of the speed goals cited above. For example, uniprocessor speed is expected to peak at about 20 MIPS for a machine executing a complex instruction set such as the DAIS instruction mix and 100 MIPS for an ideal RISC mix.
We are currently witnessing a paradoxical situation where the Approximately twenty processing speeds are Parallel processing will be required for most of these robust applications. Because of the need to tightly couple the processing nodes in order to achieve the above cited speeds, the nodes must be packaged in immediate proximity to reduce inter-nodal communication delays.
When one combines the requirements of low weight, volume and power with extremely high speed circuitry, only "hybrid" or WSI technology remains in contention. In building high speed parallel networks to achieve "supercomputer-like" speeds in a small volume, an excellent algorithm/ architecture match is mandatory. Non-Availability of Avionics
As avionics become more complex, equipment failures and "soft" or anomalous failure continue to increase, thereby reducing the mission availability of the weapon system. Consider the following: avionics generally constitute 30-40% of the fly-away cost of modern fighter aircraft ($15-35M a piece) and 35-50% of the total maintenance cost. The mean time between failure for mission critical avionics Tor the enure rignter weapon system is under ten hours (i.e. the aircraft will operate, on average, at a fully mission capable condition for say 6-8 hours).
It is imperative that overall avionics availability (e.g. reliability coupled with fault tolerance) be improved. role that WSI technology might play in helping achieve reliability improvements, it is useful to discuss the perceived cause of avionic failures.
The 3-D computer under development by
In attempting to understand the First of all, it is important to note that a detailed understanding of failure causes and the physics of failure for military and civilian avionics is simply not available at this time. However, there is no dearth of "experts" willing to volunteer opinions concerning the major causes of failures. Further, much of the failure data we have is for the "last generation" technology and may not apply to modern day equipment, For example, Air Force maintenance personnel working on electronics built in the 1960s and 1970s reported abnormally high rates of failure (e.g. 30-40%) due to cables and PWB connectors, yet, this data is still cited as being appropriate for modern day electronics. contribution of ICs for electronics of this era was about 2% (somewhat reflecting the limited use of ICs, but also reflecting the inherent reliability of microcircuitry).
[4] Highly troubling however was the 1977 Boeing finding that 62% of the PWBs removed for replacement for A-6E and S-3 aircraft were found to be good parts. This means that for the black boxes that were pulled (based on BITE or some other trouble shooting procedure at the flight line), no problems could be found in one fourth the cases. 
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These systems were mid to late-1970s designs which are in the inventory today.
55% of the failures are caused by temperature extremes, 20% by vibration and 20% from humidity.
One immediately can draw the conclusion that ICs and hybrids have been steadily causing a higher percentage of actual failures, relative to discrete components, over the past two decades simply because the increased relative use of these devices. microcircuitry (e.g. wear-out rate) is measured in decades of time. Therefore, achieving substantial reductions in avionics failure rates requires significantly improved thermal management, vibration isolation and hermetic sealing as we move to increased dependencies on hybrid multi-chip packages, hybrid wafers and monolithic wafers. (It must be remembered that military avionics will always experience relatively hostile operating conditions because of the missions, small available volume, weight, power and maintenance/support drawbacks.)
Returning to the issue of why (apparently) a high percentage of avionics maintenance actions do not involve actual parts failures, we will unfortunatlv have to fall back t o expert opinion becaKse no adequate data base has been developed. The consolidated view taken from designers and technicians is that there are several causes including: It must first be acknowledged that extremely impressive reliability strides have been with microcircuitry, based on a "per function" level. example, over the last 25 years, we have gone from 10 to 100,000 gates per chip while the reliability has increased 10 to 100 times for packaged semi-conductor chips, resulting in roughly a million times reliability per More thorough For function improvement. At the same time. . . "the gate to-pin ratio has increased from 0.1 to 1000, resulting in a drastic reduction in the historically less reliable pin connections to the PWB per circuit function.
These improvements have been achieved by integrating more and more functions on the same chip and, thus, reducing the required packaging effort per function. I' [ 7 ] Two major points need to be made that will affect the eventual use of WSI:
(1) We can expect a continued, and even escalated push for more and more functionality on future aircraft (i.e. to implement machine intelligence functions described above). hybrid chip packages could be used to build flyable-sized super computers, increases in the number of solder joints will only exacerbate avionics failures and other associated problems. reducefeliminate ckrip-level packaging and printed wiring boards if we are to achieve both increased functionality and reliability increases. Even assuming that chip and/or We need to substantially Fundamental limits to current microcircuit design/processes prohibit continued reliability improvements. We are reaching feature size limits on chips due to attendant electromigration and manufact'uring process defects that will begin introducing latent defects on the chip itself. Further, we are reaching pin out limits and will need to go to new interconnect technologies not only for reliability, but to more closely match "board" speed with chip speed. [7] By substantially reducing wire-lead capacitance and inductance through cell-to-cell interconnection on the wafer, much smaller driver circuits will be needed with an attendant reduction in cooling requirements (per function). And, by using photolithographic and laser trenching technologies for cell-to-cell interconnects, substantial improvements in interconnect reliability is expected.
The above trends point to the future need for WSI. There are several issues and problems however, some discussed below, which must be addressed before WSI becomes a practical approach for military electronics.
MILITARY AVIONICS PACKAGING/COOLING CONSIDERATIONS
New technologies, combined with growing maintenancefsupport costs have led the three military services to seriously consider the use of modular avionics. Through an advanced development program called PAVE PILLAR, the Avionics Laboratory is developing approximately 20 different module types for proof-of-concept demonstrations (e.g. data processors, signal processors, memory modules, power supplies, etc.).
For many avionics applications, the future use of WSI must be rationalized in the context of modular avionics. the constraints imposed by modular avionics and will present a preliminary modular configuration. number of line replaceable modules (LRMs) which can be replaced at the flight line and directly sent to the depot, thereby eliminating the intermediate shop and its associated costs. (It appears that approximately one-third of the maintenance costs can be saved over a 20 year life cycle.) [ 8 ] application showed the need for the following:
This portion of the paper will discuss 
-
The concept of using LRMs for airborne functions was not practical until dense packaging was made possible by VLSI technology. pioneered the use of LRMs for submarines and ship applications.) the use of LRMs is improved BIT. structure starting at the chip (where possible). Figure 5 shows an artist's sketch of one design approach for typical VLSI module constructed with hermetrically sealed multi-chip packages. (NOTE: A metallic cover encloses both sides for ease of handling and improved EM1 protection.) The current circuitry uses chip and multi-chip packages solder bonded to a PWB located on either side of an aluminum heat sink which conducts heat to a rib. bond between the rib and a slot in the integrated rack. the rack transfers heat to an exchanger. cooling air is available, an air flow through a channel in the center of the module could be used to remove heat from PUBS on either side of the chamber. Module size Is 6.4" x 5.88" with a 0.6 pitch. approximately 40-50 watts can be removed from these modules while maintaining maximum junction temperatures around 80'C. junction temperature difference of around 20°C is expected for chip and multi-chip hybrid packaging. approach used with the LRM constraints. Solder connections have been estimated at around 2500 per module for data processing and 8000 per module for signal processing applications. This design represents 1990 available circuitry and should be considered a baseline from which WSI-based designs are compared. on board and monolithic wafer designs confined to LRM dimensions. Obviously, some form of advanced cooling must be employed.
It should also be noted that we can still exploit the inherent reliability of WSI and construct standard LRMs performing less demanding functions than robust parallel networks. For example, WSI would allow us to build an array of 16 bit or 32 bit data processors for "simple" parallel networks, extensive memory arrays or to even increase functional availability further by using spare cells on the wafer for fault tolerance.
Fundamentally, however, we must face the issue of whether we should continue to push on-chip/cell technology (reduced feature size) and high density interconnection technology to their limits when building wafers. Here we are faced with a classical design trade-off which involves several factors. For example, since achieving high yield is a dominant requirement for WSI. we must seek a balance between cell/interconnection technologies. processes which are used to build both dense cell structures and interconnects must be evaluated to determine if inherent latent defects are being "built into" the manufacturing process which will cause failures under adverse military avionics environments. includes applications requirements, yield, packaging/cooling limitations and reliability must be developed. In some instances, "low" technology (e.g. 3 micron feature size/ 8 MHz clock) which provide excellent yield and low power dissipation may be totally appropriate, particularly if parallelism can make up the "difference" in speed. The Hughes' Research Laboratory "3-D" computer is an excellent example of this approach. A balanced design approach that characteristics of the application algorithm will determine whether a stacked wafer or single wafer design is appropriate. requiring robust. fine grain parallelism (e.g. ATR. image processing), a 3-D design allows simple wafers to be built without the need for high density interconnects on the wafer. Here, data communications occur between I/O, CPU and memory cells located on a vertical axis across several wafers. For complex algorithms requiring logic manipulations and extensive data retrieval (e.g. control, expert system processing), high density interconnections across the wafer is required. However, if it results that extensive heat removal (e.g. greater than 75 watts) is required for LRM-size modules to achieve reliable operation, advanced cooling designs must be considered. potential problems in reliability, bandwidth and EM1 susceptibility. Figure  9 shows an artists sketch of an advanced design which incorporates photonics (fiberoptics, optical wave guides) for both a rack and conformal package configuration. to achieving flow through immersion cooling for improved heat removal.
For simple processing
In addition wafer-to-wafer interconnections may present Also, the lower right portion of Figure 9 shows an approach
WSI IMPACT ON FUTURE AVIONICS
The above discussion hopefully establishes potential benefits of WSI in improving avionics reliability and enabling extremely high speed data, image. signal and heuristic processing for improved performance. It is worth-while to consider the broader issue of how WSI might impact overall avionic system architectures and functional integration. does not permit details to be provided, the authors believe that the extreme processing speeds enabled by WSI will allow and promote the further integration and fusion of sensor data on future aircraft.
High speed (5-10 BOP) WSI based signal processors will allow radio frequency (RF) functions across the entire spectrum will become more tightly coupled. For example, radar and electronic warfare threat detection may merge, allowing the use of the same antenna. metafunction" is predicted where RF bands and antennas are shared between classical radar, communications, IFF, threat warning and radio navigation (e.g. GPS, TACAN). Reduced weight, volume, power and improved performance are expected. Similarly, metafunctions are expected to evolve in the area8 of crew station processing, system control/decision making (e.g. cooperating expert systems), electro-optical sensors and integrated flight/fire/propulsion control.
Although space
Eventually, a WSI-based "RF
WSI EXPLOITATION PLANS
The Avionics Laboratory is currently planning an Advanced Development Program called PAVE PACE. strides in microcircuitry, photonics, packaging/cooling, parallel processing and software development environments and building an advanced avionic hardware and software infrastructure for early 21st century avionics. Goals include: improving real-time avionic processing speeds by 100-1000, improving avionic system reliability to 250 hours and improving software nroductivitv bu a factor of 2-5.
This effort is aimed at exploiting technology
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WSI technology w i l l be c a r e f u l l y i n v e s t i g a t e d t o determine i t s r o l e i n b u i l d i n g h i g h l y r e l i a b l e and high speed p a r a l l e l processors. A f t e r an i n i t i a l PAVE PACE a r c h i t e c t u r e design and s p e c i f i c a t i o n e f f o r t beginning i n 1990, i t is a n t i c i p a t e d t h a t hardware development would begin i n about 1993. Hopefully, WSI i s s u e s , p a r t i c u l a r l y t h o s e connected with y i e l d , w i l l be resolved by then. 
HIGH SPEED COMPUTING PROVIDES FORCE
